|
Welcome to Clash Language Community! :wave:
|
|
0
|
83
|
January 19, 2024
|
|
About the Clash Help category
|
|
0
|
10
|
January 19, 2024
|
|
Stateful simulation
|
|
8
|
95
|
February 2, 2026
|
|
Best way to get pretty waveforms? / issues with dumpVCD
|
|
3
|
36
|
February 2, 2026
|
|
We’d love your feedback on using Clash
|
|
1
|
43
|
February 1, 2026
|
|
deriveAutoReg with superclass constraints
|
|
4
|
75
|
December 4, 2025
|
|
Initializing one word of asyncRam
|
|
4
|
82
|
November 25, 2025
|
|
Re-creating a stalling property test
|
|
3
|
67
|
November 18, 2025
|
|
Lsp for shake based project
|
|
1
|
61
|
November 13, 2025
|
|
How to dynamically shift a BitVector?
|
|
6
|
111
|
October 31, 2025
|
|
Floating points?
|
|
2
|
53
|
October 28, 2025
|
|
Test bench rapidly consuming all of my memory
|
|
2
|
60
|
October 17, 2025
|
|
VSCode integration with Clash - Failed to parse result of calling cabal; also a build error on Clash Cabal package
|
|
6
|
36
|
October 12, 2025
|
|
Infinite recursion error in tutorial code
|
|
2
|
52
|
October 10, 2025
|
|
Is `clash` able to generate module with constant parameters to be determined in vivado top entity?
|
|
3
|
70
|
August 7, 2025
|
|
Laziness in prod3C
|
|
6
|
107
|
June 18, 2025
|
|
Circuit notation for cyclic circuits
|
|
6
|
114
|
May 19, 2025
|
|
How to avoid flattening of fields in Record?
|
|
3
|
61
|
May 14, 2025
|
|
Is there an upper limit to the number of items in tuple?
|
|
6
|
59
|
May 10, 2025
|
|
`Circuit` currying
|
|
4
|
93
|
April 25, 2025
|
|
Register signal from applicative functor is not calculated
|
|
2
|
40
|
April 24, 2025
|
|
Hanging while testing clash-protocols code
|
|
16
|
189
|
February 14, 2025
|
|
Generated verilog code is working funny for +>> on Vec
|
|
6
|
98
|
February 9, 2025
|
|
Very slow simulation of recursive function in Clashi
|
|
1
|
50
|
January 24, 2025
|
|
How to use a BlackBox to specify a predefined type in existing HDL
|
|
2
|
96
|
December 21, 2024
|
|
Clash Talk slides - FP Syd 27 Nov 2024
|
|
3
|
90
|
December 20, 2024
|
|
Verilog conversion: NFDataX for functions
|
|
4
|
107
|
December 10, 2024
|
|
Using Blackbox to instantiate some HDL
|
|
3
|
122
|
November 15, 2024
|
|
How to obtain the clock period/frequency from the domain?
|
|
3
|
94
|
November 13, 2024
|
|
sampleN holds reset for one cycle
|
|
1
|
50
|
November 13, 2024
|